



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/792,229	03/03/2004	Larry D. Kinsman	4585.3US (00-0658.03/US)	4782
24247	7590	10/18/2005	EXAMINER	
TRASK BRITT P.O. BOX 2550 SALT LAKE CITY, UT 84110			HO, TU TU V	
			ART UNIT	PAPER NUMBER
			2818	

DATE MAILED: 10/18/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

**Office Action Summary**

Application No.

10/792,229

Applicant(s)

KINSMAN, LARRY D.

Examiner

Tu-Tu Ho

Art Unit

2818

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 06 September 2005.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-24 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-15, 17 and 19-24 is/are rejected.
- 7) ☒ Claim(s) 16 and 18 is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 03 March 2004 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)                        | 4) <input type="checkbox"/> Interview Summary (PTO-413)                     |
| 2) <input type="checkbox"/> Notice of Draftperson's Patent Drawing Review (PTO-948)                | Paper No(s)/Mail Date. _____  |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| Paper No(s)/Mail Date. _____   | 6) <input type="checkbox"/> Other: _____                                    |

## DETAILED ACTION

### *Terminal Disclaimer*

1. The terminal disclaimer filed on 09/06/2005 disclaiming the terminal portion of any patent granted on this application which would extend beyond the expiration date of U.S. Patent 6,682,998 and any U.S. Patent granted on U.S. Patent Application Number 10/793,564 has been reviewed and is accepted. The terminal disclaimer has been recorded.
2. Applicant's Amendment filed 09/06/2005 has been reviewed and placed of record in the file.

### *Claim Rejections - 35 USC § 103*

The following is a quotation of 35 U.S.C. §103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. **Claims 1-10, 14, 17, 19-20, and 22-24** are rejected under 35 U.S.C. §103(a) as being unpatentable over Ball U.S. Patent 5,917,242 (cited by Applicant, and hereinafter referred to as the '242 reference).

Referring to **claims 1-4, 19-20, and 22-24**, the '242 reference discloses in the figures, particularly Fig. 1, and respective portions of the specification a semiconductor assembly as claimed but does not teach that the semiconductor assembly could be used in a computer system.

Specifically, the reference teaches a semiconductor assembly comprising:

a substrate (14, "leadframe or other conductor-carrying substrate 14, column 5, lines 50-55) having a first surface, a second surface and at least one opening (no number) therethrough, said at least one opening in said substrate extending from said first surface to said second surface of said substrate;

a semiconductor die (12) having an active surface and a back surface, said active surface of said semiconductor die attached to said first surface of said substrate;

a plurality of bond wires (28, only one is shown, column 6, first paragraph) extending through said at least one opening in said substrate and bonded from said active surface of said semiconductor die to said second surface of said substrate; and

a plurality of conductive bumps (18, column 5, lines 50-57) disposed between said active surface of said semiconductor die and said first surface of said substrate.

However, as noted above, the reference does not teach that the semiconductor assembly could be used in a computer system. Nevertheless, the reference also particularly fails to exclude such usage, namely utilizing the semiconductor assembly in a computer system, therefore such utilization would have been obvious to one of ordinary skill in the art at the time the invention was made. Such utilization would also require adding necessary and known and available components such as a printer circuit board, a processor (in re claim 2), an input device (in re claims 3 and 20), and an output device (in re claims 4 and 21).

Art Unit: 2818

Referring to **claim 5**, the reference further discloses a filler material (32) located between said semiconductor die and said substrate.

Referring to **claims 6-8**, as the reference does not particularly point out which bond wires or conductive bumps are for power, ground, or signal routing, it would have been obvious to one of ordinary skill in the art at the time the invention was made to select the various usage as claimed.

Referring to **claims 9 and 10**, the reference further discloses a sealant material as claimed (column 6, lines 9-16, and column 1, lines 35-40 for a definition of a glob top).

Referring to **claim 14**, the reference further discloses that said at least one opening of said substrate of said at least one semiconductor assembly is substantially centrally located in said substrate.

Referring to **claim 17**, the reference further discloses that said at least one opening (no number) of said substrate (14) of said at least one semiconductor assembly extends proximate more than one side of a periphery of said substrate ("proximate" is interpreted broadly).

4. **Claims 11-12** are rejected under 35 U.S.C. §103(a) as being unpatentable over Ball U.S. Patent 5,917,242 (cited by Applicant, and hereinafter referred to as the '242 reference) as applied above for claim 1 and further in view of Fritz U.S. Patent 5,744,383.

The '242 reference discloses at least one semiconductor assembly that would be easy to be used in a computer system as claimed and as detailed above for claim 1, but does not teach that said at least one semiconductor assembly further comprises interconnect bumps disposed on said second surface of said substrate 14. To be specific, the reference does not, although

Art Unit: 2818

mentions that said substrate could be any conductor-carrying substrate as noted above, teach that substrate the substrate is a TAB carrier. Instead, as mentioned above, the reference discloses that the substrate is a leadframe.

Fritz, in disclosing a semiconductor device including a semiconductor die, teaches that sophisticated carriers such as a TAB carrier offer more electrical connections to the semiconductor die than a simple leadframe. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to form the '242 reference's device such that the substrate is a sophisticated carrier such as a TAB carrier rather than a simple leadframe (column 1, lines 40-45). One would have been motivated to make such a change in view of the teachings in Fritz that such a change offers more electrical connections to the semiconductor die. Such a change, namely using a sophisticated carrier such as a TAB carrier rather than a simple leadframe, would produce the limitation interconnect bumps disposed on said second surface of said substrate, and would require a circuit board (in re claim 12) to function (see, for example, Lee et al. U.S. Patent 6,081,037, Fig. 4).

**5. Claim 13** is rejected under 35 U.S.C. §103(a) as being unpatentable over Ball U.S. Patent 5,917,242 (cited by Applicant, and hereinafter referred to as the '242 reference) in view of Fritz U.S. Patent 5,744,383 as applied above for claim 12 and further in view of Chiu U.S. Patent 6,228,679.

The '242 reference modified in view of Fritz discloses a device as claimed and as detailed above for claim 12, but fails to teach a filler material between said second surface of said substrate and said circuit board.

Art Unit: 2818

Chiu, in disclosing a semiconductor device including a semiconductor die, a substrate and a circuit board, teaches a simple method of dispersing underfill materials under the semiconductor die (column 2, lines 10-20), and further teaches dispersing the underfill materials also between a second surface of said substrate and said circuit board (column 1, lines 45-54) so as to obtain mechanical integrity and reliability for the device (column 1, lines 22-30).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to form the '242 reference's device in view of Fritz such that it includes an underfill materials between a second surface of said substrate and said circuit board. One would have been motivated to make such a change in view of the teachings in Chiu that such a change produces mechanical integrity and reliability for the device.

6. **Claim 15** is rejected under 35 U.S.C. §103(a) as being unpatentable over Ball U.S. Patent 5,917,242 (cited by Applicant, and hereinafter referred to as the '242 reference), further in view of Fritz U.S. Patent 5,744,383, and further in view of Jiang U.S. Patent 6,011,307

The '242 reference discloses at least one semiconductor assembly that would be easy to be used in a computer system as claimed and as detailed above for claim 14, but does not teach that said at least one semiconductor assembly further comprises interconnect bumps disposed on said second surface of said substrate 14. To be specific, the reference does not, although mentions that said substrate could be any conductor-carrying substrate as noted above, teach that substrate the substrate is a TAB carrier or other advanced substrate carriers. Instead, as mentioned above, the reference discloses that the substrate is a leadframe.

Fritz, in disclosing a semiconductor device including a semiconductor die, teaches that sophisticated carriers such as a TAB carrier offer more electrical connections to the semiconductor die than a simple leadframe. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to form the '242 reference's device such that the substrate is a sophisticated carrier such as a TAB carrier rather than a simple leadframe (column 1, lines 40-45). One would have been motivated to make such a change in view of the teachings in Fritz that such a change offers more electrical connections to the semiconductor die. Such a change, namely using a sophisticated carrier such as a TAB carrier rather than a simple leadframe, would produce the limitation interconnect bumps disposed on said second surface of said substrate, and would require a circuit board (in re claim 12) to function (see, for example, Lee et al. U.S. Patent 6,081,037, Fig. 4).

Such a modification in view of Fritz would produce a semiconductor device wherein said semiconductor die is attached to said substrate having centrally located bond pads (26, the '242 reference) on said active surface of said semiconductor die exposed through said at least one opening. Such modification also produces outer bond pads (20, the '242 reference) on said active surface of said semiconductor die. However, the teachings do not disclose that said outer bond pads (20, the '242 reference) on said active surface of said semiconductor die are mirrored with bond pads on said first surface of said substrate having said plurality of conductive bumps therebetween. In other words, the references do not teach that for every connecting bump there are two corresponding bond pads one on the active surface of the semiconductor die and the other on the first surface of the substrate that are in mirrored relationship.



Art Unit: 2818

Jiang, in disclosing a semiconductor device including a semiconductor die and a circuit board, teaches that the connection between the semiconductor die and the circuit board requires connection pads on both sides of the two elements that are to be connected to each other and that the connection pads are mirrored (column 1, lines 30-40). Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to form the '242 reference's device such that it includes connection pads on both sides of the two elements that are to be connected to each other, in the present case the semiconductor die and the substrate carrier, and that the connection pads on the respective elements are mirrored to each other. One would have been motivated to make such a change in view of the teachings in Jiang that such a change is required.

***Allowable Subject Matter***

7. Claims 16 and 18 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

The following is an examiner's statement of reasons for the indication of allowable subject matter: The cited art, whether taken singularly or in combination, especially when all limitations are considered within the claimed specific combination, fails to teach or render obvious a computer system having all limitations as recited in claim 16, characterized in that said at least one opening of said substrate of said at least one semiconductor assembly comprises a plurality of openings extending proximate more than one side of a periphery of said substrate.

Art Unit: 2818

***Conclusion***

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tu-Tu Ho whose telephone number is (571) 272-1778. The examiner can normally be reached on 6:30 am - 5:00 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, DAVID NELMS can be reached on (571) 272-1787. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



Tu-Tu Ho  
October 15, 2005